


### ICE8N73 N-Channel Enhancement Mode MOSFET

#### Features

- Low  $r_{DS(on)}$
- Ultra Low Gate Charge
- High  $dv/dt$  capability
- High Unclamped Inductive Switching (UIS) capability
- High peak current capability
- Increased transconductance performance
- Optimized design for high performance power systems

Product Summary			
$I_D$	$T_A=25^\circ\text{C}$	8A	Max
$V_{(BR)DSS}$	$I_D=250\mu\text{A}$	730V	Min
$r_{DS(on)}$	$V_{GS}=10\text{V}$	$0.38\Omega$	Typ
$Q_g$	$V_{DS}=480\text{V}$	41nC	Typ



TO220

Standard Metal  
Heatsink

1=Gate, 2=Drain,  
3=Source.

ICEMOS AND ITS SISTER COMPANY 3D SEMI OWN THE FUNDAMENTAL PATENTS FOR SUPERJUNCTION MOSFETS. THE MAJORITY OF THESE PATENTS HAVE 17 TO 20 YEARS OF REMAINING LIFE. THIS PORTFOLIO HAS GRANTED PATENTS ISSUED IN USA, CHINA, KOREA, JAPAN, TAIWAN & EUROPE.

**Maximum ratings**<sup>b</sup>, at  $T_j=25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$T_c=25^\circ\text{C}$	8	A
Pulsed drain current	$I_{D, pulse}$	$T_c=25^\circ\text{C}$	24	A
Avalanche energy, single pulse	$E_{AS}$	$I_D=4\text{A}$	340	mJ
Avalanche current, repetitive	$I_{AR}$	limited by $T_j$ max	4	A
MOSFET $dv/dt$ ruggedness	$dv/dt$	$V_{DS}=480\text{V}$ , $I_D=8\text{A}$ , $T_j=125^\circ\text{C}$	50	V/ns
Gate source voltage	$V_{GS}$	Static	$\pm 20$	V
		AC ( $f > 1\text{Hz}$ )	$\pm 30$	
Power dissipation	$P_{tot}$	$T_c=25^\circ\text{C}$	85	W
Operating and storage temperature	$T_j, T_{stg}$		-55 to +150	$^\circ\text{C}$
Mounting torque		M 3 & 3.5 screws	60	Ncm

a When mounted on 1inch square 2oz copper clad FR-4

b Preliminary Data Sheet – Specifications subject to change

Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	

### Thermal characteristics

Thermal resistance, junction-case <sup>a</sup>	$R_{thJC}$		-	-	1.3	°C/W
Thermal resistance, junction-ambient <sup>a</sup>	$R_{thJA}$	leaded	-	-	62	
Soldering temperature, wave soldering only allowed at leads	$T_{sold}$	1.6mm (0.063in.) from case for 10 s	-	-	260	°C

### Electrical characteristics <sup>b</sup>, at $T_j=25^\circ\text{C}$ , unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{ V}, I_D=250\mu\text{A}$	730	760	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.1	3	3.9	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=730\text{V}, V_{GS}=0\text{V}, T_j=25^\circ\text{C}$	-	0.5	5	$\mu\text{A}$
		$V_{DS}=730\text{V}, V_{GS}=0\text{V}, T_j=150^\circ\text{C}$	-	-	100	
Gate source leakage current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}, V_{DS}=0\text{V}$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}, I_D=4\text{A}, T_j=25^\circ\text{C}$	-	0.38	0.45	$\Omega$
		$V_{GS}=10\text{V}, I_D=4\text{A}, T_j=150^\circ\text{C}$	-	0.95	-	
Gate resistance	$R_G$	$f=1\text{ MHz}, \text{open drain}$	-	5	-	$\Omega$

#### Dynamic characteristics

Input capacitance	$C_{iss}$	$V_{GS}=0\text{ V}, V_{DS}=25\text{ V}, f=1\text{ MHz}$	-	1250	-	$\mu\text{F}$
Output capacitance	$C_{oss}$		-	600	-	
Reverse transfer capacitance	$C_{rss}$		-	5	-	
Transconductance	$g_{fs}$	$V_{DS}>2 * I_D * R_{DS}, I_D=4\text{A}$	-	12	-	S
Turn-on delay time	$t_{d(on)}$	$V_{DS}=480\text{V}, V_{GS}=10\text{V}, I_D=8\text{A}, R_G=4\Omega \text{ (External)}$	-	6	-	ns
Rise time	$t_r$		-	3.5	-	
Turn-off delay time	$t_{d(off)}$		-	54	-	
Fall time	$t_f$		-	7	-	

Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	


### Gate charge characteristics

Gate to source charge	$Q_{gs}$	$V_{DS}=480\text{ V}, I_D=8\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$	-	7.1	-	nC
Gate to drain charge	$Q_{gd}$		-	14	-	
Gate charge total	$Q_g$		-	41	-	
Gate plateau voltage	$V_{\text{plateau}}$		-	5.2	-	V


### Reverse Diode

Diode forward voltage	$V_{SD}$	$V_{GS}=0\text{ V}, I_S=I_F$	-	0.9	1.2	V
Reverse recovery time	$t_{rr}$	$V_{RR}=480\text{ V}, I_S=I_F,$ $d_{iF}/d_t=100\text{ A}/\mu\text{S}$	-	330	-	ns
Reverse recovery charge	$Q_{rr}$		-	4.4	-	$\mu\text{C}$
Peak reverse recovery current	$I_{rm}$		-	25	-	A


**Output Characteristics**




**Transfer Characteristics**




**On State Resistance vs. Drain Current**




**On State Resistance vs. Junction Temperature**




**Gate Charge**




**Gate Threshold Voltage vs. Junction Temperature**




Capacitance




Drain-to-Source Breakdown Voltage vs. T<sub>J</sub>






Maximum Rated Forward Biased Safe Operating Area



Transient Thermal Response, Junction-to-Case





COMMON DIMENSIONS						
SYMBOL	MM			INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	4.35	4.525	4.70	0.171	0.178	0.185
A1	1.20	1.30	1.40	0.047	0.512	0.055
A2	2.35	2.57	2.79	0.093	0.101	0.110
b	0.65	0.775	0.90	0.260	0.031	0.035
b2	1.00	1.18	1.36	0.039	0.046	0.054
c	0.34	0.381	0.47	0.013	0.015	0.019
c1	0.33	0.465	0.60	0.013	0.018	0.024
D	14.70	15.325	15.95	0.579	0.603	0.628
D1	8.60	9.025	9.45	0.339	0.355	0.372
E	9.96	10.16	10.36	0.392	0.400	0.408
E1	10.10	10.25	10.35	0.398	0.404	0.407
E2	10.00	10.10	10.20	0.394	0.398	0.402
e	2.54 BSC			0.100 BSC		
e1	5.08 BSC			0.200 BSC		
H1	6.10	6.30	6.50	0.240	0.248	0.256
L	12.70	13.35	14.00	0.520	0.526	0.551
L1	—	3.75	4.75	—	0.148	0.187
L2	2.50 REF			0.098 REF		
ΦP	3.55	3.715	3.88	0.140	0.146	0.153
Q	2.60	2.743	2.90	0.102	0.108	0.114
θ1	5°	7°	9°	5°	7°	9°
θ2	1°	3°	5°	1°	3°	5°
ΦP1	1.40	1.75	2.10	0.055	0.069	0.083
DEP	0.05	0.10	0.20	0.002	0.004	0.008

## **ICEMOS SUPERJUNCTION PATENT PORTFOLIO**

### **ICEMOS GRANTED PATENTS**

US7,429,772  
US7,439,178  
US7,446,018  
US7,579,607  
US7,723,172  
US7,795,045  
US7,846,821  
US7,944,018  
US8,012,806  
US8,030,133

### **3D SEMI PATENTS LICENSED TO ICEMOS**

US7,041,560B2  
US7,023,069B2  
US7,364,994  
US7,227,197B2  
US7,304,944B2  
US7,052,982B2  
US7,339,252  
US7,410,891  
US7,439,583  
US7,227,197B2  
US6,635,906  
US6,936,867  
US7,015,104  
US9,109,110  
US7,271,067  
US7,354,818  
US7,052,982,  
US7,199,006B2

Note: additional patents in China, Korea, Japan, Taiwan, Europe have also been granted to IceMOS and 3D Semi for Superjunction MOSFETs with 70 additional Patent applications in process in the USA and the above listed countries.