



# IceMOS

Cooler than Cool



# SiSi Solutions

## Applications

- High Voltage PIN Diodes
- RF Attenuators
- Photo Detectors
- X-Ray Detectors
- IR Sensors
- HV Power Devices
- Replacement for Epitaxial Layers

For semiconductor device manufacturers, the IceMOS SiSi bonded wafer offers a cost effective alternative to thick epitaxial layers and inverse epi that have traditionally been used for applications such as power devices and PIN diodes.

The use of direct wafer bonding technology allows silicon substrates to be produced containing multiple layers of single crystal silicon. These layers can have a resistivity range  $1\text{m}\Omega\text{-cm}$  to  $10\text{k}\Omega\text{-cm}$ , N and P-type and can include combinations of orientations – a feature not possible with conventional epitaxial wafers.




High resolution TEM image of SiSi wafer interface

The IceMOS SiSi bonding process gives a high quality wafer with low leakage, low warp and a low defect density. Additionally, the thickness variation in the layers can be as little as  $\pm 0.5\mu\text{m}$ . Also, the transition between high and low dopant levels can be sharp or soft, depending on the application or customer requirement.

## Key Features

- High Quality
- Low cost
- Low defect density
- Excellent Layer uniformity
- Multiple layers
- Sharp transitions
- Layer resistivity's up to  $10\text{k}\Omega\text{-cm}$
- Excellent interface quality – verified by high resolution SAM Inspection





## SiSi Specification

Parameter	Specification Range	
Wafer Diameter	100, 125, 150mm	200mm
<b>Handle Layer Specifications</b>		
Handle Thickness	200–1000 $\mu\text{m}$	500–725 $\mu\text{m}$
Handle Thickness Tolerance	$\pm 5 \mu\text{m}$	
Stack Thickness	$\geq 280 - \leq 1250 \mu\text{m}$	
Dopant Type	N or P	
Doping	N type: Phos, Red Phos, Sb & As P type: Boron	
Resistivity	$\leq 0.001 - \geq 10000 \Omega\text{-cm}$	
Growth Method	CZ, MCZ or FZ	
Crystal Orientation	$\langle 100 \rangle$ , $\langle 111 \rangle$ or $\langle 110 \rangle$	
Backside Finish	Lapped/Etched or Polished	
<b>Device Layer Specifications</b>		
Device Layer Thickness	$\geq 2 \mu\text{m}$	5–300 $\mu\text{m}$
Tolerance	$\pm 0.5 \mu\text{m}$	$\pm 0.8 \mu\text{m}$
Dopant Type	N or P	
Doping	N type: Phos, Red Phos, Sb & As P type: Boron	
Resistivity	$\leq 0.001 - \geq 10000 \Omega\text{-cm}$	
Growth Method	CZ, MCZ or FZ	
Crystal Orientation	$\langle 100 \rangle$ , $\langle 111 \rangle$ or $\langle 110 \rangle$	
Buried Layer Implant	N type or P type	

The above is a standard IceMOS specification; however, we are always happy to work with our customers to engineer specific solutions. If you would like to discuss an alternative specification, please contact our sales team: [sales@icemostech.com](mailto:sales@icemostech.com)